#2

Form PTO-1449 (Modified)						No. (P00-3157)	Serial No. Not Yet Assign				
INFORMAT (Use several shee		OSURE STAT	Applicant								
		•	Filing Date Concurrently	y Herewith	Group 1						
REFERENCE D	ESIGNATION	U.S. PATENT DO	OCUMENTS				· (M)				
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE IF APPROPRIATE				

			-								
FOREIGN PAT	ENT DOCUM	ENTS	<u> </u>	<u> </u>		1					
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB- CLASS	Translation YES NO				
		<u> </u>		· 							
OTHED ADT (noluding Auth	or, Title, Date, Per	tinent Pages 1	(to)		<u> </u>					
M COTHER ART (I	AA				prance In Microprocesse	ors Fric Roten	herg (8 n)				
	AB	AR-SMT: Microarchitectural Approach To Fault Tolerance In Microprocessors, Eric Rotenberg, (8 p.). DIVA: A Dynamic Approach To Microprocessor Verification, Todd M. Austin, Journal of Instruction-Level Parallelism 2 (2000) 1.6. Submitted 2(2000; published 5/2000 (26 p.)									
2	AC	Parallelism 2 (2000) 1-6, Submitted 2/2000; published 5/2000 (26 p.). DIVA: A Reliable Substrate For Deep Submicron Microarchitecture Design, Todd M. Austin, May/June 1999									
-	AU	(12 p.).									
EXAMINER DATE CONSIDERED											
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP §609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.											
		7/									

Form PTO-1449	(Modified)	OIPA	Atty. Do 1662-3		Serial No. 09/839,459					
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	(P00-31		03/003,133					
INFORMAT	ION DISCI	LOSURE STATE		Applicant						
(Ose several shee	Tan in inccessing	APR 1.5 2002				Shubhendu S. MUKHERJEE Filing Date Group				
			April 19		Group 2183					
REFERENCE I	ESIGNATIO	N U.S. PATENT DO	OCUMENTS							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE IF APPROPRIATE			
h	AA	5,758,142	05/26/98	McFarling et al.	395	586	05/31/94			
1	AB	5,933,860	08/03/99	Emer et al.	. 711	213	07/29/97			
FOREIGN PAT	ENT DOCUM	IENTS								
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB- CLASS	Translation YES NO			
OTHER ART (I	ncluding Auth	or, Title, Date, Per			1					
	AC	M. Franklin, "Incorporating Fault Tolerance in Superscalar Processors," Proceedings of High Performance Computing, December, 1996.								
4	AD	A. Mahmood et al., "Concurrent Error Detection Using Watchdog Processors - A Survey," IEEE Trans. on Computers, 37(2):160-174, February 1988.								
~	AE	J. H. Patel et al., "Concurrent Error Detection In ALU's by Recomputing With Shifted Operands," IEEE Trans. on Computers, 31(7):589-595, July 1982.								
4	AF	D. A. Reynolds et al., "Fault Detection Capabilities Of Alternating Logic," IEEE Trans. on Computers, 27(12):1093-1098, December 1978.								
2 2 4	AG	E. Rotenberg et al., "Trace Cache: A Low Latency Approach To High Bandwidth Instruction Fetching," Proceedings of the 29th Annual International Symposium on Microarchitecture, pp. 24-34, December 1996.								
5000	AH	E. Rotenberg et al., "Trace Processors," 30th Annual International Symposium on Microarchitecture (MICRO-30), Dec. 1997.								
9	AI	T. J. Slegel et al., "IBM's S/390 G5 Microprocessor Design," IEEE Micro, pp. 12-23, March/April 1999.								
4	AJ	J. E. Smith et al., "Implementing Precise Interrupts In Pipelined Processors," IEEE Trans. on Computers, 37(5):562-573, May 1988.								
5	AK	G. S. Sohi et al., "A Study Of Time-Redundant Fault Tolerance Techniques For High-Performance Pipelined Computers," Digest of Papers, 19th International Symposium on Fault-Tolerant Computing, pp. 436-443, 1989.								
6	AL	G. S. Sohi et al., "Instruction Issue Logic For High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers," IEEE Transactions on Computers, 39(3):349-359, March 1990.								
2	AM~	D. M. Tullsen, et al., "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proceedings of the 22nd Annual International Symposium on Computer Architecture, Italy, June 1995.								
4	AN ~	D. Tullsen et al., "Exploiting Choice: Instruction Fetch And Issue On An Implementable Simultaneous Multithreading Processor," Proceedings of the 23rd Annual International Symposium on Computer Architecture (ISCA), May, 1996.								
~	AO	S. K. Reinhardt et al., "Transient Fault Detection Via Simultaneous Multithreading" (12 p.).								
ے	AP	L. Spainhower et al., "IBM S/390 Parallel Enterprise Server G5 Fault Tolerance: A Historical Perspective," IBM J. Res. Develop. Vol. 43, No. 5/6, September/November 1999, pp. 863-873.								
2	AQ~	M. Franklin, "A	M. Franklin, "A Study Of Time Redundant Fault Tolerance Techniques For Superscalar Processors? (5 p.).							
	AR /	K. Sundaramoo	rthy et al., "S	lipstream Processors: Impr	oving Both Performa	nce:And Fault	Tolérance) (6 p.).			
EXAMINER		TA	>		DATE CONSIDERED	0/	PECFIVE			
EXAMINER: In	itial if referen d not consider	ice considered, whet	her or not cits	ation is in conformance with h next communication to the	MPEP §609; Draw lin	e through citat				
=		= / /			··	- 	/n: \\ \ \ \ \ \			

Technology Center 2100
Page 1 of 1